MULTI-CORE PROGRAMMING ASSIGNMENT

Dongrui She December 9, 2010

Goal of the Assignment

The purpose of this assignment is to


- Have in-depth understanding of the architectures of real-world multi-core CPUs
- Learn about how to develop parallel applications on such architectures, and how to analyze the performance in a real environment



- Parallelism in Mainstream CPUs
- Exploiting Parallelism in CPUs
- Methods to analyze application performance
- Introduction to VTune
- Example: Matrix Multiplication

Parallelism in Typical Mainstream CPUs

- 1-12 cores with shared memory
 - Large on-chip cache
 - Both private and shared cache
- Inside a core:



- ILP: 3-4 issue out-of-order superscalar core
- DLP: 128-bit SIMD instructions (SSE)
- TLP: 2-way SMT (Intel's hyper-threading)
- **Typical core frequency: 2-3 GHz**

Ways to Exploit Parallelism

- □ ILP: cannot be controlled directly
 - Compiler optimization and proper coding style can help
- TLP and multi-core: multi-threaded programming
 - Logically they are the same for the OS
 - Many programming models available, e.g., OpenMP, Cilk, pthread.
 - We will introduce OpenMP in more detail latter

Exploiting DLP

Two ways to do vectorization

Auto-vectorization by compilers

- The Intel compiler is considered the best
- Most compilers are limited to (simple) inner-most loops
- Pragmas can be use to tell compilers more information to enable more aggressive optimization

Intrinsics or inline assembly

Vectorization by programmers, more information about app.

Examples / Documentation will be on the assignment website

- Two most common obstacle
 - Cross-iteration dependency
 - Alignment issues

Vectorization Example – FIR

- 6
- Basic idea to vectorize a loop: unroll and pack multiple scalar iterations into one vector iteration
- Inner-most loop is an obvious choice, but
 - Packing and unpack can be costly, especially if the trip count is not aligned with the machine vector length


Inner loops may have low trip count


Vectorization Example – FIR (2)

7

Outer-loop vectorization can be more efficient

However, most compiler cannot do it





Analyzing Application Performance

- Understand and optimize application performance
 - Is the performance good or bad?
 - Which part should run in parallel?
 - Where to optimize?
- Static analysis and execution time measurement are not enough
 - They are not enough to understand the dynamic behavior of complex applications
 - We need profiling

Ways to Profile an Application

- Emulation/Simulation
 - Accurate (if the model is accurate enough) but slow
- Intrusive profilers:
 - The profiling codes may change the program (timing) behavior
- Statistical profilers:
 - Periodically halt the program and sample the PC and other data. Less overhead and better overall accuracy
 - Most commonly used profilers are based on this approach, e.g., Intel VTune, AMD CodeAnalyst.


Profiling with Intel VTune

Features

- Based on sampling
- Supports event counters in the PMU (Performance Monitoring Unit) of Intel CPUs
- Requirements
 - Intel CPUs (Core or newer) running Linux or Windows
 - Program compiled with debug symbols (-g)
- Alternatives
 - For AMD CPUs: AMD CodeAnalyst is similar to VTune
 - Open source solution for Linux: pfmon
 - May require some effort to get it running

VTune User Interface

11



VTune Detailed View

12

Counter values				Shaded lines are corresponding disassembly of the selected line in the original source									the		
⊲ ⊕ Ai	neral Exploration - Hardware Issues nalysis Target 🚊 Analysis Type 🖬 Summary	nul.c 🛛						Intel VTune Amplifier XE							
Line	Source	INST_RETI ANY	₪ CPU_CLK THREAD	DPU_CLK REF	⊠ RAT_STAL ROB_REA		Address	Line	Assembly		INST_RETI ANY	PU_CLK THREAD	CPU_CLK REF	RAT_STAL ROB_REA	CPU_CLK_ REF_P
61	//#pragma unroll(16)						0xa39	63							
62	for(k=0;k <pdim;k++){< td=""><td>3</td><td>3</td><td></td><td></td><td></td><td>0xa40</td><td>63</td><td>movl -0x20(%rbp)</td><td></td><td></td><td></td><td></td><td></td><td></td></pdim;k++){<>	3	3				0xa40	63	movl -0x20(%rbp)						
63	for (j=0; j <mdim; j++){<="" td=""><td>2,130</td><td>1,849</td><td>2,571</td><td>1</td><td></td><td>0xa43</td><td>63</td><td>movl -0x28(%rbp)</td><td>, %etb</td><td></td><td></td><td>1</td><td></td><td></td></mdim;>	2,130	1,849	2,571	1		0xa43	63	movl -0x28(%rbp)	, %etb			1		
64	//tmp = 0.0;					-	0xa46	63	cmp %edx, %eax						
65	<pre>/* C(i,j) = sum(over k) A</pre>					-	0xa48	63	-	<u>29></u>	/				
66	//tmp += *(A+(i*Ndim+k))	10.200	12.026	01.110		n:	0xa4a		Block 31:						
67 68	*(C+(i*Ndim+j)) += *(A+(i }	18,380	13,836	21,110	11	U	0xa4a	67		•	-	65			_
69	<pre>} //*(C+(i*Ndim+j)) = tmp;</pre>					-	0xa4d 0xa51	67 67	imull -0x24(%rbp addl -0x20(%rbp)		_	4			
70	<pre>//*(C+(1*Nd1m+j)) = Cmp; }</pre>					-	0xa51 0xa54	67	movsxd %eax, %rax		42	4.			
70	}					-	0xa54	67	imul \$0x8, %rax,		938	620			
71	/* Check the answer */					-	0xa5b	67	addg -0x80(%rbp)		_	15			
72							0xa5f	67	movl -0x30(%rbp)		-	104			
74	run time = omp get wtime() - start tin						0xa51	67	imull -0x24(%rbp)		_	10-			
75	run_cime = omp_get_wtime() = otarttime						0xa66	67	addl -0x1c(%rbp)		-	59			_
76	printf(" Order %d multiplication in %						0xa69	67	movsxd %edx, %rdx		64	5			
77	F						0xa6c	67	imul \$0x8, %rdx,		134	98	8 144	ł	
78	dN = (double)ORDER;						0xa70	67	addg -0xa0(%rbp)	, %rd>	K 478	35	1 539)	
79	mflops = 2.0 * dN * dN * dN/(100000						0xa77	67	movsdq (%rdx), %	xmm0	701	51	5 796	5	
80							0xa7b	67	movl -0x2c(%rbp)	, %ed)	x 3,489	1,82	5 2,936	5	
81	printf(" Order %d multiplication at %						0xa7e	67	imull -0x1c(%rbp), %eo	1 11	2	1 30)	
82							0xa82	67	addl -0x20(%rbp)	, %ed>	K 6	:	3 15	5	
83	cval = Pdim * AVAL * BVAL;						0xa85	67	movsxd %edx, %rdx		160	94	4 150)	
84	errsq = 0.0;						0xa88	67	imul \$0x8, %rdx,	%rdx	1,037	62	7 928	3	
85	for (i=0; i <ndim; i++){<="" td=""><td></td><td></td><td></td><td></td><td></td><td>0xa8c</td><td>67</td><td>addq -0x90(%rbp)</td><td>, %rd)</td><td>K 50</td><td>5</td><td>9 74</td><td>l i</td><td></td></ndim;>						0xa8c	67	addq -0x90(%rbp)	, %rd)	K 50	5	9 74	l i	
86	for (j=0; j <mdim; j++){<="" td=""><td>3</td><td></td><td>2</td><td></td><td></td><td>0xa93</td><td>67</td><td>movsdq (%rdx), %</td><td>xmm1</td><td>46</td><td>4</td><td>7 81</td><td></td><td></td></mdim;>	3		2			0xa93	67	movsdq (%rdx), %	xmm1	46	4	7 81		
	Selected 1 row(s):	18,380	13,836	21,110	11	v			Highlighted 30	row(s)	18,380	13,83	6 21,110	5	i ,
4									۰			,			<u> </u>
No filt	ers are applied. 🛠 Module: [All]	▼ Thread: [/	AII]	▼ Pro	ess: [All]		•					Timeline Ha	rdware Event:	CPU CLK UNH	ALTED.TI

Example: Matrix Multiplication

Straightforward implementation

```
A = (double *)malloc(N*P*sizeof(double));
B = (double *)malloc(P*M*sizeof(double));
C = (double *)malloc(N*M*sizeof(double));
... // Initialize A, B and C
for (i=0; i < N; i++) {
    for (j=0; j < M; j++) {
        for (k=0; k <P; k++) {
            *(C+(i*N+j))+= *(A+(i*N+k)) * *(B+(k*P+j));
        }
    }
}
```

1024x1024 matrices. Program compiled with optimization off (-O0), performance on a Core 2 Quad 8300 with 32bit Linux:


Order 1024 multiplication in 58.7 seconds Order 1024 multiplication at 36.6 mflops Number of operations is 2*N*N*N

Initial Profiling Result

CPI is very high, and LLC miss is an obvious problem


General Exploration - Hardware Issues / ?													
Analysis	Target 🔺 Analysis Type 📟	Collection Log	Summary	🗞 Bottom-u									
/Function	PMU Event Co	ount	CPI Rate	LLC Miss									
/Function	CPU_CLK_UNHALTED.CORE + *	INST_RETIRED.ANY	CPINALE										
main	159,018,000,000 35,522,000,		4.477	1.354									

□ The inner-most loop is causing a lot of cache misses




Analyze the Problem

Access pattern of B is the problem



Order 1024 multiplication in 10.315131 seconds Order 1024 multiplication at 208.187717 mflops ~5.7x speed-up by a minor change !

Profiling Result After Optimization



In this case, compilers should be able to interchange the loop automatically (in our experiment, ICC can, but GCC cannot). But further optimizations like tiling still need to be done by hand.

Use -fast in ICC and you get: Order 1024 multiplication in 0.507935 seconds Order 1024 multiplication at 4227.870591 mflops

Assignment Setup

- Platform: a PC with multi-core CPU
 - TU/e Notebook 2009 and 2010 are OK
- Software: Intel compiler and VTune Profiler
 - Available on both Windows and Linux
 - A 30-day evaluation license can be obtained from the web-site for free
 - For linux, a 1-year non-commercial license is available
- Assignment can be done in team of two students
 Make sure at least one has the proper platform

Some General Remarks

- Both GCC and ICC have options to report whether the loops are vectorized and if not what's the reason. It can be quite helpful
- ICC's optimization tends to be quite aggressive, but it doesn't always payoff. So check the manual and use the proper flags and pragmas
- Bear in mind that VTune is based on sampling. So the numbers are NOT exact