

Approximate Computing for Lowpower: Survey and Challenges

Prof. Dr. Akash Kumar

Chair for Processor Design

(Ack: my past and current students/PostDocs) (Some slides adapted from Anand)

cfaed.tu-dresden.de












Outline


2

- □ Why?
 - Motivation for Approximate Computing
- What?
 - Approximate computing: Design philosophy and approach
- □ Hows
 - Technologies for Approximate Computing

© Akash Kumar




Efficiency Gap In Computing



The Computational Efficiency Gap




Humans Approximate



But Computers DO NOT


▶ Leads to inefficiency




▶ Can computers be more efficient by producing "just good enough" results?

© Akash Kumar

Intrinsic Application Resilience: Sources



Intrinsic Resilience In RMS Applications



Its an Approximate World ... At the Top

- □ No golden answer (multiple answers are equally acceptable)
 - Web search, recommendation systems





- □ Even the best algorithm cannot produce correct results all the time
 - Most recognition / machine learning problems





- □ Too expensive to produce fully correct or optimal results
 - Heuristic and probabilistic algorithms, relaxed consistency models, ...






Miller-Rabin primality test

Eventual consistency © Akash Kumar

Yet, Computing Lives In A Utopian World!

resilience for approximate computing," DAC 2013.




Outline

- ▶ Why?
 - Motivation for Approximate Computing
- ▶ What?
 - Approximate computing: Design philosophy and approach
- How?
 - Technologies for Approximate Computing

APPROXIMATE COMPUTING: DESIGN PHILOSOPHY

- ▶ Computing platforms that can modulate the effort expended towards quality of results
 - Higher effort → Higher quality but lower efficiency
- ▶ How do we get the best Q vs.E tradeoff?







© Akash Kumar

Its an Approximate World ... At the Top
















Eventual consistency © Akash Kumar

Approximate Computing Throughout the Stack




Where did Approximate Computing come from?


- □ Tradeoffs between Quality of Results and Efficiency are not new
 - Intellectual roots of approximate computing can be traced back to many fields


Where did Approximate Computing come from?

17

- Approximation, Heuristic, and Probabilistic algorithms
 - Tradeoff amount of work for sub-optimal or occasionally incorrect results








© Akash Kumar

Where did Approximate Computing come from?

18

- Networking
 - Best-effort packet delivery (IP)
 - Reliability layered on top only when needed (TCP)
 - Many apps do not need or use reliable packet delivery!
 - Video, audio streaming




© Akash Kumar

Where did Approximate Computing come from?

19

□ Large-scale unstructured data storage



Where did Approximate Computing come from?

20

- □ Digital Signal Processing
 - Filter design (optimize taps, coefficients, and precision based on specifications)



© Akash Kumar

Approximate Computing Now: Why?

21

- Arising from the application level
 - Inherent lack of notion or ability for a single 'correct' answer
 - 'Noisy' or redundant real-world data
 - Perceptual limitations
- □ Arising from the transistor level
 - Increasing fault-rates
 - Increased effort/resource to achieve fault-tolerance

© Akash Kumar


Outline

22

- ▶ Why?
 - Motivation for Approximate Computing
- ▶ What?
 - Approximate computing: Design philosophy and approach
- ▶ How?
 - Technologies for Approximate Computing

© Akash Kumar

Approximate Computing Approach



Some Early Efforts in Approx. Computing*

24

- Approximate signal processing (Chandrakasan et. al, 1997)
- Voltage overscaling (Shanbhag et. al, ISLPED 1999)
- Probabilistic CMOS (Palem et. al, 2003)
- Manufacturing yield enhancement (Breuer et. al, 2004-)
- □ Energy-efficient, variation-tolerant approximate hardware (Roy et. al, 2006-)
- Probabilistic Arithmetic / Biased voltage overscaling (Palem et. al, CASES 2006-)
- Parallel runtime framework with computation skipping, dependency relaxation (Raghunathan et. al, IPDPS 2009; IPDPS 2010)
- □ Error-resilient / stochastic processors (Mitra et. al, 2010; Kumar et. al, 2010)
- Cross-layer, scalable-effort approximate HW design (Chippa et. al, 2010)
- Programming support for approximate computing (Chilimbi el. al, 2010; Misailovic et. al, 2010; Sampson et. al, 2011)
- ...
- ---
- http://timor.github.io/refgraph/ Dancing authors. 😊



* Not an exhaustive list!

Approximate Software

Largely based on:

- [1] Mittal, "A survey of techniques for approximate computing", ACM Computing Surveys 2016
- [2] Shafique, Hafiz, Rehman, El-Harouni & Henkel, "Cross-layer Approximate Computing: From Logic to Architectures", DAC 2016

© Akash Kumar

Approximate Software

26

- □ Techniques can be applied at
 - Compile-time OR
 - Run-time
- □ Frameworks that exploit multiple layers
 - Precision specification -> identify and specify what to approximate
 - Precision reduction implementation -> actually perform and control approximation
- □ Application at different layers (Better throughout!)
 - Language
 - Algorithm
 - Compiler

© Akash Kumar

Compile-time vs Run-time

27

- □ Compile-time
 - Use information available before execution
 - Possibly lower execution overhead
 - Need analysis on accuracy bounds
- □ Run-time
 - More lenient towards incomplete accuracy analysis
 - Generally larger overhead
- Combination of the two
 - Runtime reconfigurable approximate systems

Precision Specification

- Code annotation
- 2. Built-in Language support
- 3. Explicit algorithm techniques
- 4. Output quality monitoring

Precision Specification

29

- Code annotation
 - using existing programming languages with "magic" markers
 - Comments, pragmas
 - ignored by regular compiler, but can be processed by special preprocessors
 - E.g. iACT

```
//axc_memoize for loops

# pragma axc_memoize [(0:5),(1:10)]out(z)
for ( i = 0; i < n; i = i + 1 ) {
    z = f(x, y);
}</pre>
```

```
//axc_memoize for functions
# axc_pragma [(0:5),(1:10)]{2}
foo(x, y, &ret);

float foo(float x, float y, &var_ret) {
    var_ret = x + y;
    return ret;
}
```

Mishra, Barik & Paul, "iACT: A software-hardware framework for understanding the scope of approximate computing", WACAS, 2014

© Akash Kumar

Precision Specification

30

- Built-in Language support
 - implemented by extending existing programming languages or designing a new programming language

EnerJ, Proposed by Sampson (2011)

- Use Type Qualifiers to indicate approximate data and operations
- Approximation-aware execution substrate can make use of this additional information

```
@Approx int a = ...;
int p;  // precise by default
p = a;  // illegal
```

Sampson, Dietl, Fortuna, Gnanapragasam, Ceze & Grossman, "EnerJ: Approximate Data Types for Safe and General Low-power Computation", PLDI 2011

© Akash Kumar

Precision Specification

31

2. Built-in Language support

Rely, Proposed by Carbin (2013)

- allows to program explicitly on unreliable hardware, while giving guarantees on error probabilities
- incorporates Hardware Reliability Specification
- used for numerical calculations, e.g. computation kernels
- knowledge about intermediate reliablity constraints needed
- lacksquare specify joint reliability of operations in signature . . R(x,y) . .
- specify data in unreliable storage: ... in urel

Precision Specification

```
#define nblocks 20
#define height 16
#define width 16
int <0.99*R(pblocks, cblock) > search_ref (
        int <R(pblocks) > pblocks(3) in urel,
        int <R(cblock) > cblock(2) in urel)

{
    int minssd = INT_MAX, minblock = -1 in urel;
    int ssd, t, t1, t2 in urel;
    int i = 0, j, k;
    repeat nblocks {
        ssd = 0; j = 0; ... i = i + 1;
    }
    return minblock;
}
```

Precision Specification

33

2. Built-in Language support

Axilog, Proposed by Mahajan (2015)

- extend verilog syntax with annotations to declare arguments safe to approximate
- infer which other connections and gates are safe to approximate
- synthesis can either relax timing constraints or assume probabilistic gate models

```
module full adder(a, b, c in, c out, s);
  input a, b, c_in; output c_out;
  approximate output s;
  assign s = a ^ b ^ c_in;
  assign c_out = a & b + b & c_in + a & c_in;
  relax(s);
endmodule
```

Mahajan et al, "Axilog: Abstractions for Approximate Hardware Design and Reuse", Micro 2015

© Akash Kumar

Precision Specification

34

- 3. Explicit Algorithm Techniques
 - careful analysis of algorithm and input data properties
 - manually optimize code with existing means
 - no automation
- 4. Output quality monitoring
 - measure output quality and adjust "control knobs" accordingly
 - role of quality metrics is most important
 - quality metrics often application-specific

© Akash Kumar

Precision Reduction Implementation

35

- 1. Loop perforation
- Precision Scaling
- 3. Memoization
- Task Skipping
- 5. Program Selection
- 6. Neural Network Substitution
- Approximate Storage

Precision Reduction Implementation

- Loop perforation identify loops where only a subset of iterations can be performed while maintaining acceptable accuracy
- Precision Scaling right-shift data or truncate
- Memoization use for functions with similar input/output pairs
- 4. **Task Skipping** perform subset of tasks
- 5. Program Selection select from multiple versions
- 6. Approximate Storage allow data to degrade
- 7. Neural Network Substitution

Precision Reduction Implementation

37

□ Neural Network Substitution

- Replace part of the program with an accelerator based on neural network
- NN needs to be trained with input/output data sets of original function




Figure 1: The Parrot transformation at a glance: from annotated code to accelerated execution on an NPU-augmented core.

Esmaeilzadeh, Sampson, Ceze & Burger, "Neural Acceleration for General-Purpose Approximate Programs", Micro, 2012

© Akash Kumar

Overall Frameworks

38

1. Green

Baek & Chilimbi, "Green: A Framework for Supporting Energy-conscious Programming Using Controlled Approximation", PLDI, 2010

2. iACT

Mishra, A. K.; Barik, R. & Paul, S. iACT: A software-hardware framework for understanding the scope of approximate computing, WACAS, 2014

3. GRATER

Lofti, A.; Rahimi, A.; Yazdanbakhsh, A.; Esmaeilzadeh, H. & Gupta, R. K. GRATER: An Approximation Workflow for Exploiting Data-Level Parallelism in FPGA Acceleration, DATE 2016

© Akash Kumar

Green

39

- □ Whole-stack flow
- □ Uses language extensions
- Supports loop termination and approximate function selection
- Generates necessary support code to perform adaptive QoS control at runtime
- □ Approximate functions have to be supplied by user

GREEN




Figure 1. Overview of the Green system.

```
Original code:
                                                                 Calibration code:
 #approx_loop (*QoS Compute, Calibrate_QoS,
                                                                 for(i=0: i<N: i++) {
                QoS SLA, Sample QoS, static)
 for(i=0; i<N; i++) {
                                                                    if ((i%Calibrate QoS)==0) {
 pi est += factor/(2*i+1);
                                                                       QoS Compute(0, i, ...);
  factor /= -3.0;
                                                                 QoS_loss = QoS_Compute(1, i, ...);
                                                                  store(i, QoS loss);
Approximation code
                                                                     Default QoS_Lp_Approx:
recalib=false;
                                                                     QoS Lp Approx(loop count, QoS SLA, static)
if (count%Sample QoS==0) {
                                                                      if (loop_count<M)
recalib=true;
                                                                       return false;
                                                                      else (
                                                                       if (static)
for (i=0; i<N; i++) {
                                                                       return true;
 loop body;
                                                                       else f
if (QoS_Lp_Approx(i, QoS SLA, true)) {
                                                                       // adaptive approximation
  // Terminate the loop early
 } else {
                                                                     Default QoS ReCalibrate:
  // For recalibration, log the QoS value
                                                                     QoS ReCalibrate (QoS_loss, QoS SLA)
  // and do not terminate the loop early
                                                                      if (QoS loss>QoS SLA) (
  if(!stored approx QoS) {
                                                                       // low QoS case
   QoS Compute (0, i, ...);
                                                                       increase accuracy();
   stored_approx_QoS = 1;
                                                                      } else if (QoS loss<0.9*QoS SLA)
                                                                       // high OoS case
                                                                       decrease accuracy();
if(recalib) {
                                                                      } else {
 QoS_loss=QoS Compute(1, i, ...);
                                                                       ;// do nothing
 QoS ReCalibrate (QoS loss, QoS SLA);
```

Figure 3. An end-to-end example of applying loop approximation to the Pi estimation program.

iACT

42

- □ Compiler, runtime and simulated hardware test bed
- Use pragmas to annotate approximation amenable functions
- Compiler performs static analysis, places annotations in binaries
- □ Supported transformations:
 - automated variable precision reduction
 - noisy ALU computations
 - approximate memoization

© Akash Kumar

iACT Capabilities

43




Figure 2. Summary of the capabilities of iACT.


© Akash Kumar

GRATER

- Synthesize smaller hardware accelerators of OpenCL computation kernels automatically, exploiting inherent application error tolerance
- Uses genetic algorithm to find operations whose precision can be reduced safely
- Increases data-level parallelism by allowing to place more functional units
- ☐ Generate implementation for FPGA (in their case, Altera)

Exact Test Quality OpenCL Kernel cases Target Source-to-Source Compiler Population (Modified kernel) Mutation/ Selection Crossover Accelerated Profiling Fitness Evaluation **Final Set of Approximate Kernels** Area #1 Approximate Approximate Approximate Kernel, OpenCL **FPGA**


Fig. 2: Overview of GRATER, our approximation design workflow.




Approximate Computing in Software


- Templates allow programmers to easily specify mechanisms for computation skipping and dependency relaxation
 - Auto-tuning and runtime frameworks explore quality-speed tradeoff

Example: Iterative-convergence pattern



Approximate Computing Approach





Approximate Architecture

© Akash Kumar

Approximate Architecture

Algorithm- Domain-specific specific accelerators accelerators image, video ...

- ANT Hedge et. al. -**ISLPED 1999**
- Significance driven computing – Mohapatra et.al.- ISLPED 2009
- Scalable effort hardware - Chippa et. al. - DAC 2010, DAC 2011

Application specific designs

Programmable accelerators (GPGPUs, MIC) / Vector processors

ERSA - Leem et. al. -**DATE 2010**

Stochastic processor -Narayanan et. al. -**DATE 2010**

> Cores of different reliabilities

General purpose processors/ Multicores

- Truffle -Esmaeilzadeh et. al.-ASPLOS 2012
- Enerl Sampson et.al. - PLDI 2011

Accurate and approximate instructions

© Akash Kumar

Approximate Architecture

Algorithm- Domain-specific specific accelerators accelerators image, video ...

Pros:

52

Large energy benefits

Challenges:


Limited applicability

Programmable accelerators (GPGPUs, MIC) / Vector processors

processors Multicores

General purpose

- Broader applicability
- ☼ Inherently limited energy benefit Dominated by control front-ends that cannot be approximated
- Allow arbitrary errors in hardware - limits the fraction of computations that can be approximated © Akash Kumar



Opportunity:

Wide range of applications – fine grained parallelism

- © SIMD:Control overheads amortized over many execution units
- © Need quality guarantees from HW

Swagath Venkataramani, Vinay K. Chippa, Srimat T. Chakradhar, Kaushik Roy, and Anand Raghunathan, Quality programmable vector processors for approximate computing, MICRO 2013.

© Akash Kumar



Designing Inexact Systems Efficiently using Elimination Heuristics

DATE 2015

54

Introduction

55

- □ Diminishing transistor sizes ⇒ increase in power density and errors
- Inexact computing can trade accuracy for significant gain in area/power
- Real-world examples where accuracy can be traded
 - Video streaming (errors in few pixels considered okay)
 - Brain-inspired computing architectures
 - Learning and decision systems

Background and Motivation

56

- □ Previous works:
 - Decreasing the voltage of operation significantly to reduce the power consumption albeit at the cost of reliable circuit operation [Kim, ACM JETC 2014][George, CASES 2006]
 - Reducing the number of transistors in order to save energy [Lingamneni, ACM TECS 2013]
 - Removing parts of circuit that have a lower probability of being active – probabilistic pruning [Lingamneni, DATE 2011]
- □ However, designing such inexact systems is expensive
- Exponential growth in search space

© Akash Kumar

Background and Motivation

57

- □ Current inexact systems lack
 - Ability to estimate quickly the overall inexactness of a system
 - Identifying the best set of inexact components to use from a given set of components
- Having an overall design flow to construct such inexact systems with tunable parameters is the scope of this research

© Akash Kumar

Contributions

58


- Algorithm to quickly estimate the inexactness of the larger components
- A design-flow that uses the above algorithm to design the entire system under the area and power constraints
- □ A heuristic to reduce the design-space exploration time by eliminating the non-distinct points.
- Results of the design-flow applied to an ECG application of QRS detection.

© Akash Kumar


Design Flow – Inexact Components

59

- □ Inexact components considered
 - Adders
 - Multipliers
- 2 types of configurations for adders and multipliers
 - Series
 - Parallel




Adders in series



Adders in parallel


Probabilistic pruning



Probabilistic Pruning – Accuracy Tradeoff

61

- Accuracy tradeoff for adder/multiplier
 - As more nodes pruned, gains in area, delay and energy increase
 - An order of magnitude improvement in energydelay-area for 10% error




© Akash Kumar

Design Flow - Parameter Computation

62

- Calculation of overall design parameters
 - Area ∑
 - \square Power \sum
 - Delay path with maximum delay in given design
 - Relative error path with maximum error in given design
 - Essentially identifying critical path



Adders in series

Adders in parallel

$$R_{P_i} = \prod_{k=1}^{n} 1 - R_{v_k}$$

© Akash Kumar

Design Flow - Optimization Problem


63

- □ Given
 - Inexact versions for each adder and multiplier
- Objective
 - Choose the inexact versions for all components such that we get the most significant gains in power/delay/area with the least tradeoff in accuracy

Design Flow – Optimization Problem

- ☐ Exhaustive search exponential growth
 - For a system with 2 adders and 2 multipliers with 5 inexact versions of each design search space is 625 points
 - For a system with 5 adders and 5 multipliers with 5 inexact versions of each design search space is 9.7 million points
 - 37 years for simulating all options!

Design Flow – Optimization Problem




Design Flow – Heuristic Search

66


- □ Reduce design space exploration time
 - Order of inexact components does not matter (??!!)
 - Only designs which would result in distinct Pareto points considered
 - Design space compared to exhaustive search
 - 2 adders, 2 multipliers = 64 points (vs 625)
 - 5 adders, 5 multipliers = 16,384 points (vs 9.7mln) (Still 22 days!)
 - Orders of magnitude smaller than exhaustive search


© Akash Kumar

Design Flow – Heuristic Search



Design Flow – System level






Relative error (%)

Module 1 Module 2 Module 3

70



© Akash Kumar


© Akash Kumar

Results – Accuracy of Estimation

71

- □ Estimation and simulation results in similar trend
- □ Estimation considers worst case scenario


Power (mW)




Case Study - Background

/ 2

- QRS detection, one of the most important features of ECG considered
- Figure below shows steps required to process ECG signal before QRS can be detected






© Akash Kumar

Case Study - Inexact QRS design

73

□ 5 inexact adders and 5 inexact multipliers chosen to implement the different filters


Sub-design	Number of taps	Number of adders	Number of Multipliers
Low pass filter	6	6	7
High Pass Filter	16	16	17
Differentiator	4	4	5
Squaring	0	0	1
Integrator	30	30	1



Case Study – Low Pass Filter

74


□ Different points obtained for the low-pass filter using estimation approach – 20% power, 10% area



Case Study – High Pass Filter


75

□ Different points obtained for the high pass filter using estimation approach − 15% power, 10% area savings for 0.0005% error



Case Study – Heuristic for entire system

- □ 5 Pareto optimal points chosen for each module
- □ Estimation on distinct points run for entire system
- □ 5 Pareto optimal designs finally chosen for simulation



Case Study – Exact vs Inexact design

77

□ None of the inexact designs missed a QRS signal


□ Able to achieve good output with up to 15% power

Design	Power savings (%)	Area savings (%)	Relative Error (%)	Number of QRS signals missed
Exact design	0	0	0	0
Pareto optimal	12.6	4.5	0.18	0
Pareto optimal	14.6	4.9	0.96	0
Pareto optimal	12	5.3	1.92	0
Pareto optimal	12.8	5.9	3.03	0

© Akash Kumar


QRS Peak detection with app. adders

78



QRS Peak detection with app. adders

79



Limitations and future works

- □ The error in estimation increases with the number of components although the trend remains the same – have better heuristics for estimation
- Heuristic for automated Pareto point selection rather than human input
- □ Designing co-efficient specific components for filters

Conclusions

81

- Proposed overall design flow for constructing inexact systems using individual modules
- □ Heuristics to reduce search space
- Quick estimation of overall design parameters including relative error
- Case study with QRS detection flow shows the effectiveness of the overall design flow

© Akash Kumar

Challenges

117

- Determine the precision
- □ Application designers are the best approximators!
- □ Defining the approx. metric for an application
- Which level to apply? Across the stack? Need a whole flow compatible with existing tools
- □ Run-time variation of the accuracy in the flow
- □ H/w support necessary
- □ Runtime reconf. approx. hardware
- □ Can we use the remaining hardware?

© Akash Kumar

Approx. Addition of images

118




(a) First input image



(c) Exact result of image addition




(b) Second input image



(d) Image addition performed using an approximate adder configuration from

© Akash Kumar

Approx. Addition Result



Summary


120

- Modern device/system level challenges forces us to rethink the design principles
- Approximate Computing is not new, but surely opens a new door
- Various mechanisms in various layers proposed to address the challenges and save power
- Can be applied at all levels, but the higher the layer, the bigger the gains

Questions and Answers

121







© Akash Kumar