Simulators

5SIA0

Patrick Wijnings

(Original slides by Luc Waaijen)

Processors Processing Processors The meta-lecture



Your Friend Harm







Unfortunately for Harm you need to go outside to drive tractors



















Porte almost and

Harm





How to help Harm?

Of course you have many ideas on how to speedup Harms computer.

But which ones should you apply?





Buy (or build) all hardware options



Buy (or build) all hardware options



Buy (or build) all hardware options

Use analytical models





Buy (or build) all hardware options

Use analytical models





Buy (or build) all hardware options

Use analytical models

Simulate the design points!





Buy (or build) all hardware options

Use analytical models

Simulate the design points!





- Performance
- Energy
- Power (**!=Energy**)
- Thermal

- Performance
- Energy
- Power (**!=Energy**)
- Thermal

What details to simulate?

- Performance
- Energy
- Power (**!=Energy**)
- Thermal

...

What details to simulate?

Cycle accurate vs Functionality Caches Full operating system Disk accesses Background tasks

- Performance
- Energy
- Power (**!=Energy**)
- Thermal

What details to simulate?

Cycle accurate vs Functionality Caches Full operating system Disk accesses Background tasks



...

Simulate at gate level:



Simulate at gate level:

- modelsim/questasim (Mentor)
- ncsim (Cadence)
- VCS (Synopsys)

-

. . .

- Icarus Verilog (Open Source!)

Simulate at gate level:

- modelsim/questasim (Mentor)
- ncsim (Cadence)
- VCS (Synopsys)

-

. . .

- Icarus Verilog (Open Source!)

Advantages:

- No need to build a custom simulator if you need RTL to build hardware anyway
- Highest level of precision and detail

Simulate at gate level:

- modelsim/questasim (Mentor)
- ncsim (Cadence)
- VCS (Synopsys)

-

. . .

- Icarus Verilog (Open Source!)

Advantages:

- No need to build a custom simulator if you need RTL to build hardware anyway
- Highest level of precision and detail

Disadvantage:

- Horribly slow for realistic designs

Simulate at gate level:

- modelsim/questasim (Mentor)
- ncsim (Cadence)
- VCS (Synopsys)

. . .

- Icarus Verilog (Open Source!)

Advantages:

- No need to build a custom simulator if you need RTL to build hardware anyway
- Highest level of precision and detail

Disadvantage:

- Horribly slow for realistic designs

Nvidia GPU with > 1 Billion transistors Small tests take over 8 hours! [1]

[1] http://www.deepchip.com/items/0523-04.html



modified from http://xkcd.com/303/

Slightly less horribly slow: Hardware Emulation


Slightly less horribly slow: Hardware Emulation



Slightly less horribly slow: Hardware Emulation



required to get detailed information out!

Levels of detail in Simulation

Full-System versus User-level

Cycle Accurate versus Functional





Full-System







User-Level

User-Level

Famous example: Simple Scalar [1]

Advantages

Fast to develop and update to new architectures Usually 'accurate enough'

Disadvantages

Any time spent in the OS is not modelled accurately. Can have severe impact, database applications spent 20-30% of their time in OS mode.







Functional - no/limited model of the micro architecture

An (add) instruction of the target can be translated to an (add) instruction on the host, and be simulated that way.

Example 1: Simple Scalar sim-fast

Example 2: QEMU, Full-system emulator using dynamic translation

Cycle Accurate - includes model of the micro architecture

Block resources in the pipeline when instruction executes Use target branch predictor scheme Out-of-order execution Example: Simple Scalar sim-outorder





Execution Driven: application executes on simulator



Execution Driven: application executes on simulator









Trace-driven Simulation

Advantages

Trace collection only required once Trace collection can be done with ISA compatible processor Trace simulator does not need to simulate <u>all</u> instructions, can skip ahead in trace if not implemented **Trace-driven Simulation**

Advantages

Trace collection only required once

Trace collection can be done with ISA compatible processor

Trace simulator does not need to simulate <u>all</u> instructions, can skip ahead in trace if not implemented

Disadvantages

Cannot speculatively execute code (trace is fixed)

Trace file can become huge for large applications (hundreds of GBs)

Mixing Simulation Strategies

Direct-execution

Parts execute directly on the host (e.g. using dynamic translation such as QEMU) Other parts are executed on cycle accurate simulation

Use case:

Interested in memory accesses and memory behavior. Execute only loads and stores on the simulator, emulate the rest directly on the host machine





Simulation in the Multiprocessor Era













A multi-core processor running on a single threaded simulator.

Question: Does this make sense?











Parallel Simulation Techniques

Discrete event simulation

Quantum simulation

Slack simulation



Parallel Simulation Techniques

Discrete event simulation

Quantum simulation

Slack simulation

Not schrödinger's cat

'quantum' though






A logical choice for a simulator "time step" is one cycle for the fastest core.



Disadvantage



Disadvantage

Under utilisation of the host platform if threads are idle for synchronisation





Target vs Host Cores

There is **no relation** between the number of target cores and the number of host cores!!!



Utilisation of host depends on variation in processing time of a cycle, but also on the amount of host cores!

Host core 1

Quantum Simulation

Synchronize threads at larger time-steps, e.g. 3 cycles



Quantum Simulation

Synchronize threads at larger time-steps, e.g. 3 cycles



Simulation time

Advantage

Utilisation improves, because the variation of processing is amortized over longer sections of simulation

Disadvantage

No longer cycle accurate





Instead of waiting in the red areas, use slack to process ahead



Simulation time





Simulation time

End



Simulation time

Slack versus Quantum simulation

In quantum simulation, the core simulation times always stay within a cycle window, which is fixed in global time. Also in slack simulation the simulation times stay within a window, but with the key difference that this is a sliding window.



Simulation time

Slack versus Quantum simulation

In quantum simulation, the core simulation times always stay within a cycle window, which is fixed in global time.

Also in slack simulation the simulation times stay within a window, but with the key difference that this is a sliding window.



From the paper Graphite: a Distributed Parallel Simulator for Multicores

"Simulation slowdown is as low as 41x versus native execution"

From the paper Graphite: a Distributed Parallel Simulator for Multicores

"Simulation slowdown is as low as 41x versus native execution"



From the paper Graphite: a Distributed Parallel Simulator for Multicores

"Simulation slowdown is as low as 41x versus native execution"



From the paper Graphite: a Distributed Parallel Simulator for Multicores

"Simulation slowdown is as low as 41x versus native execution"



Question

What can we do if it still takes weeks or months to simulate a full benchmark?











Program Modes



Real world programs spend time in different modes, which can have very different characteristics

Sample uniformly over the program, hopefully capturing the dominant modes



0

Sample uniformly over the program, hopefully capturing the dominant modes



0



0



[1] SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling - Roland E. Wunderlich et al.



cvcles







Summary

Why Simulators More accurate than models Cheaper than building hardware Simulation detail Full-System vs User-level Functional vs Cycle Accurate (micro-arch.) vs Gate-Level Execution- vs Trace-driven (Fast) Multiprocessor Simulation Discrete event Quantum slack Workload Sampling Summary (the meta lecture)

Summary

Why Simulators More accurate than models Cheaper than building hardware Simulation detail Full-System vs User-level Functional vs Cycle Accurate (micro-arch.) vs Gate-Level Execution- vs Trace-driven (Fast) Multiprocessor Simulation Discrete event Quantum slack Workload Sampling Summary (the meta lecture)

You can find more (optional) background information in chapter 9 of the book by Dubois et al. Parallel Computer Organization and **Design** Michel Dubois, Murali Annavaram Per Stenström